🚀 Senior Silicon Design Engineer
Hiring now — limited positions available!
Intel Corporation
- 📍 Location: Austin
- đź“… Posted: Oct 28, 2025
Join to apply for the Senior Silicon Design Engineer role at Intel Corporation
Overview
Intel Central Engineering Group is engaged with customers starting with our existing foundry offerings. We are expanding at a torrid pace to include our most advanced technologies, which are ideal for high‑performance applications and are dedicated to the success of our customers with full profit and loss responsibilities. Our focus is to ensure the successful integration and adoption of Intel technologies by OEMs, ODMs, and design partners. This team serves as a critical technical interface, acting as the "voice of the customer" within Intel to drive product improvements and resolve issues throughout the entire product lifecycle.
Responsibilities
- Performing physical design implementation of custom IP and SoC designs from RTL to GDS to create a design database that is ready for manufacturing.
- Conduct all aspects of the physical design flow including synthesis, place and route, clock tree synthesis, floor planning, static timing analysis, power/clock distribution, reliability, and power and noise analysis.
- Conduct verification and sign‑off, including formal equivalence verification, static timing analysis, reliability verification, power integrity, layout verification, electrical rule checking, and structural design checking.
- Analyze results and make recommendations to fix violations for current and future product architecture.
- Possess expertise in structural and physical design, including clock design, timing closure, coverage analysis, multiple power domain analysis, synthesis, and DFT using industry standard EDA tools.
- Optimize design to improve product level parameters such as power, frequency, and area.
- Participate in the development and improvement of physical design methodologies and flow automation.
Qualifications
Minimum Qualifications:
- Bachelor's degree in Electrical / Computer Engineering, Computer Science, or a STEM related field.
- Experience in leading a small team of engineers.
- 7+ years of experience with complex ASIC/SOC implementation.
- Experience in system and processor architecture.
- Experience designing and implementing complex blocks like CPUs, GPUs, media blocks, and memory controller.
- Experience with System Verilog/SOC development environment.
- Experience in scripting languages (PERL, TCL, or Python).
- Experience with hardware validation techniques (formal verification, test and function verification).
Preferred Qualifications:
- Postgraduate degree in Electrical / Computer Engineering, Computer Science, or a STEM related field.
- Experience with industry standard protocols (PCIe, USB, DDR, etc).
- Experience with interaction of computer hardware with software.
- Experience with low power/UPF implementation/verification techniques.
- Experience with formal verification techniques.
Job Details
Job Type: Experienced Hire
Shift: Shift 1 (United States of America)
Primary Location: US, Texas, Austin
Additional Locations: US, California, Santa Clara
Posting Statement
All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.
Benefits
We offer a total compensation package that ranks among the best in the industry. It includes competitive pay, stock, bonuses, and benefit programs which include health, retirement, and vacation. Find more information about our benefits here: Benefits Information .
Compensation
Annual Salary Range for jobs which could be performed in the US: $161,230.00 - $303,140.00 USD
Work Model
This role will require an on‑site presence. Job posting details (such as work model, location or time type) are subject to change.
#J-18808-LjbffrHurry — interviews are being scheduled daily!